2.4 A 7nm High-Performance and Energy-Efficient Mobile Application Processor with Tri-Cluster CPUs and a Sparsity-Aware NPU

Young-Duk Kim,Wookyeong Jeong,Lakkyung Jung,Dongsuk Shin,Jae Geun Song,Jinook Song,Hyeokman Kwon,Jaeyoung Lee,Jaesu Jung,Myungjin Kang,Jaehun Jeong,Yoonjoo Kwon,Nak Hee Seong

2020 IEEE International Solid- State Circuits Conference - (ISSCC)（2020）

引用 13|浏览6

暂无评分

摘要

Mobile application processors (APs) must be extremely power efficient, while providing high performance for improved user experiences, higher graphic-rendering performance, fancy camera operations, faster data communication, as well as longer battery life [1]-[3]. In this paper, we introduce a power-efficient high-performance 7nm Exynos™ AP processor with tri-cluster CPUs, a sparsity-aware NPU, and a HW auto-clock gating (HWACG) feature.

查看译文

关键词

HWACG,HW auto-clock gating feature,power-efficient high-performance 7nm Exynos™ AP processor,longer battery life,data communication,fancy camera operations,graphic-rendering performance,sparsity-aware NPU,tri-cluster CPUs,energy-efficient mobile application processor

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要