A Milliwatt-Level 70-110 GHz Frequency Quadrupler With >30 dBc Harmonic Rejection

IEEE Transactions on Microwave Theory and Techniques(2020)

引用 22|浏览10
暂无评分
摘要
This article presents a two-channel 70-110-GHz frequency quadrupler in the GF8HP 0.12-μm SiGe BiCMOS process. The ×4 frequency multiplication is based on cascaded frequency doublers with an interstage bandpass filter to reject undesired harmonics. The measured peak output power is -1.5 to 3 dBm at 70-110 GHz, with a worst case harmonic rejection ratio (HRR) of >30 dBc. The chip size is 1.9 mm2 and...
更多
查看译文
关键词
Harmonic analysis,Power generation,Power measurement,Wideband,Transistors,Gain,Scattering parameters
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要