Ultracompact and Low-Power Logic Circuits via Workfunction Engineering
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits(2019)
摘要
An extensive analysis of sub-10-nm logic building blocks utilizing ultracompact logic gates based on recently proposed gate workfunction engineering (WFE) approach is provided. WFE sets the WF in the contacts as well as two independent gates of an ambipolar Schottky-barrier (SB) FinFET to alter the threshold of two channels, as a unique leverage to modify the logic functionality out of a single tr...
更多查看译文
关键词
Nanotechnology,CMOS logic circuits,MESFETs,Tunneling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要