A Sparse Spin Qubit Array With Integrated Control Electronics

J. M. Boter,J. P. Dehollain,J. P. G. van Dijk, T. Hensgens,R. Versluis,J. S. Clarke,M. Veldhorst, F. Sebastiano,L. M. K. Vandersypen

2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)（2019）

引用 21|浏览1

暂无评分

摘要

Current implementations of quantum computers suffer from large numbers of control lines per qubit, becoming unmanageable with system scale up. Here, we discuss a sparse spin-qubit architecture featuring integrated control electronics significantly reducing the off-chip wire count. This quantum-classical hardware integration closes the feasibility gap towards a CMOS quantum computer.

查看译文

关键词

integrated control electronics,quantum-classical hardware integration,CMOS quantum computer,sparse spin qubit array,quantum computers,control lines,system scale,sparse spin-qubit architecture,off-chip wire count

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要