A Low Power Fully-Integrated 76-81 Ghz Adpll For Automotive Radar Applications With 150 Mhz/Us Fmcw Chirp Rate And-95dbc/Hz Phase Noise At 1 Mhz Offset In Fdsoi
2019 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC)(2019)
摘要
In this paper, a fully integrated 76-81 GHz All Digital PLL for FMCW automotive radar applications is presented. It features a 20 GHz digital PLL followed by a 4x multiplier and buffer. The proposed ADPLL is implemented in a 22nm fully depleted SOI CMOS technology. It achieves up to 150 MHz/us FMCW chirp rate over a 4 GHz bandwidth and dissipates 85mW only.
更多查看译文
关键词
Digital PLL, FMCW, radar, mmWave, 79 GHz
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要