A 1-Bit Digital Transmitter System Using A 20-Gbps Quadruple-Cascode Class-D Digital Power Amplifier With 45nm Soi Cmos
2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS)(2019)
摘要
This paper presents a 1-bit digital transmitter system with voltage-mode class-D digital power amplifiers (DPA) and an FPGA-based 1-bit modulator for the first time. The DPA employs quadruple cascode configuration with 45 nm SOI CMOS process to increase an operation voltage. The DPA exhibits output swing voltage over 3.2Vpp for 20Gbps RF-pulses under 4V with power consumption of 264mW. The 1-bit digital transmitter system with a digital transmitter IC integrating four DPAs and 4-way transformer-based power combiner convers 2.1-3.8GHz with output power of more than 100mW.
更多查看译文
关键词
radio transmitter, 5G mobile communication, Delta-sigma modulation, CMOS integrated circuits, power amplifiers
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要