Effect of traps-to-gate tunnel communication on C-V characteristics of MIS capacitors

Microelectronic Engineering(2019)

引用 0|浏览19
暂无评分
摘要
The admittance measurements are commonly used for extraction of parameters of the traps located in the gate stack of the metal-insulator-semiconductor structures. The extraction procedures are based on models of the MIS structure, which are usually based on a modified Nicollian-Brews' equivalent circuit but do not comprise charge communication between the traps and the gate electrode. The model proposed in this work includes the traps-to gate tunnel communication and is used to discuss its impact on the capacitance-voltage characteristics of a MIS capacitor with a double-layer insulator gate stack.
更多
查看译文
关键词
Microelectronics,Traps,MIS structures,Tunneling,Modeling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要