Systolic Building Block for Logic-on-Logic 3D-IC Implementations of Convolutional Neural Networks.
2019 IEEE International Symposium on Circuits and Systems (ISCAS)(2019)
关键词
systolic building block,logic-on-logic 3D-IC implementations,convolutional neural networks,building block architecture,systolic array 3D-IC implementations,convolutional neural network inference,chip design service provider,energy-efficient CNN inference,microbump/TSV,systolic arrays scale
AI 理解论文
溯源树
样例

生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要