Power Noise Sensitivity of Micro-Processors with Adaptive Clocking

Adaptive clocking becomes more popular and it is very effective to mitigate low and middle frequency power noise impact on timing or fmax of micro-processor designs. In the meantime, clock-data jitter tracking can effectively address high frequency noises. This paper is to consider these two effects and examine power noise sensitivity in the full bandwidth of noises.