A 33Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480fps high-speed mode and 120fps low-noise mode

2018 IEEE International Solid - State Circuits Conference - (ISSCC)(2018)

引用 29|浏览26
暂无评分
摘要
High-resolution video has rapidly integrated into our daily life in the context of progress in camera, display, signal processing, and communication technologies. The uppermost video parameters standardized at this moment include 8K, 120-fps, 12b RGB, wide-color-gamut, and HDR. Although a camera that fulfills all these parameters has been reported based on 1.7-inch 33-Mpixel CMOS imagers [1], achieving a smaller form factor while also maintaining image quality is required from the standpoint of mobility, lens design, and depth of focus. In general, miniaturization of the imager causes degradation of the image quality metrics such as sensitivity, dynamic range, and resolution. We deliberated on these difficulties, and set a target optical format of 1.25 inch.
更多
查看译文
关键词
uppermost video parameters,wide-color-gamut,image quality metrics,3-stage pipeline ADC,high-speed mode,high-resolution video,CMOS imagers
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要