On-die 16nm metal critical peak current test methodology with 100ps pulse width

Yu-Tao Yang,Wen-Shen Chou,Ming-Hsien Lin, Po-Zeng Kang, A. S. Oates,Yung-Chow Peng

2017 Symposium on VLSI Technology(2017)

Cited 3|Views13
No score
Abstract
A new methodology to measure the product-like AC stress of metal critical peak current was implemented in 16nm High-K Metal Gate (HKMG) FINFET process. Traditional TLP tester can only generate minimum 1ns pulse width stress, which is still in thermal diffusion metal burn out regime. The proposed method can generate minimum pulse width of 100ps stress waveform through on-die tunable pulse-width generator and time-to-current duty detector circuits. The silicon data first demonstrated Cu critical peak current will enter the adiabatic regime under 100ps pulse width with 10X peak current than in thermal diffusion regime. This wafer-level measurable test vehicle can be put on scribe-line as Design-For-Manufacturing (DFM) DC-to-AC metal reliability monitor system.
More
Translated text
Key words
product-like AC stress,metal critical peak current,high-k metal gate FINFET process,HKMG FINFET process,TLP tester,thermal diffusion metal burn out regime,stress waveform,on-die tunable pulse-width generator,time-to-current duty detector circuits,silicon data,adiabatic regime,wafer-level measurable test vehicle,scribe-line,design-for-manufacturing DC-to-AC metal reliability monitor system,DFM DC-to-AC metal reliability monitor system,size 16 nm
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined