Impact of Line and Via Resistance on Device Performance at the 5nm Gate All Around Node and Beyond
2018 IEEE International Interconnect Technology Conference (IITC)（2018）
Key words
interconnect,resistance,line edge roughness,performance
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined