40 Nm Ultralowpower Chargetrap Embedded Nvm Technology For Iot Applications

Igor Kouznetsov,Krishnaswamy Ramkumar,Venkatraman Prabhakar, Long Hinh, Hui Mei Shih,S. Saha, S. Govindaswamy, M. Amundson, D. Dalton, T. Phan, Z. Luzada,Vijay Kumar Srinivasa Raghavan,V. Agrawal, Kevin Donnelly, P.C. Shih, Charles Huang, K.L. Lee,C.H. Wang,C.H. Huang,C.H. Lin, Y.K. Sheu

2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW)(2018)

引用 6|浏览13
暂无评分
摘要
A 40 nm charge-trap embedded NVM technology is presented which is operational at the main power supply of 0.81 to 1.21 V. It is based on SONOS and requires only five extra masking steps beyond standard CMOS. A product-ready 8Mb macro is used to demonstrate technology capabilities. Key features are 25 ns read access time in the 0.99 to 1.21 V supply range and very low current consumption. The macro provides several power-saving modes, 100k write cycles and 10-year data retention for application in consumer and industrial SoCs.
更多
查看译文
关键词
Nonvolatile memory, embedded, IoT, charge-trap, SONOS, ultralow-power
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要