Encoder-Based Optimization of CNFET-Based Ternary Logic Circuits

IEEE Transactions on Nanotechnology(2018)

引用 17|浏览2
暂无评分
摘要
In existing CNFET-based design methodologies that are used to implement ternary logic circuits, ternary signals are first converted to binary signals, which are then passed through binary gates and an encoder to get the final ternary output. In a ternary circuit, encoder is used to convert intermediate binary signals to final ternary outputs. This paper presents improved encoder designs that are u...
更多
查看译文
关键词
Multivalued logic,CNTFETs,Power demand,Adders,Propagation delay,Resistance,Threshold voltage
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要