Chrome Extension
WeChat Mini Program
Use on ChatGLM

A 16mb Dual-Mode Reram Macro With Sub-14ns Computing-In-Memory And Memory Functions Enabled By Self-Write Termination Scheme

2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)(2017)

Cited 74|Views57
No score
Abstract
Recent ReRAM devices enable the development of computing-in-memory (CIM) for beyond von Neumann structure. However, wide distribution in ReRAM resistance (R) causes low yield for CIM operations. This work proposes a dual-mode computing (DMc) ReRAM macro structure with a dual-function voltage-mode self-write termination (DV-SWT) scheme to achieve both memory and fundamental CIM functions (AND, OR and XOR operations) with high yield. The DV-SWT increases the read margin for CIM operations by suppressing the R-variations caused by macro-level IR-drop and process variations. A 16Mb DMc-ReRAM full-function macro was fabricated using 1T1R HfO ReRAM devices and 0.15um CMOS process. The measured delay of the CIM operations is less than 14ns, which is 86+x faster than previous ReRAM-based CIM works. This work also represents the first CIM ReRAM macro with ReRAM device and CIM-peripheral circuits fully integrated on the same die.
More
Translated text
Key words
dual-function voltage-mode self-write termination scheme,DMc-ReRAM full-function macro,CIM-peripheral circuits,ReRAM device,CIM ReRAM macro,process variations,XOR operations,fundamental CIM functions,DV-SWT,dual-mode computing ReRAM macro structure,ReRAM resistance,von Neumann structure,memory functions,computing-in-memory,time 14.0 ns,size 0.15 mum
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined