Dual-Interlocked Logic for Single-Event Transient Mitigation
IEEE TRANSACTIONS ON NUCLEAR SCIENCE（2018）
关键词
Cascode voltage switch logic (CVSL),FinFET,radiation hardened by design (RHBD),single-event transient (SET),triple modular redundancy (TMR)
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要