Layered T Parity Generators Using Quantum-Dot Cellular Automata
2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON)(2017)
Abstract
The Parity Generators and checkers are crucial block in Central Processing Unit especially in the process of Error Detection and correction during data transmission. In this work, the three-bit Quantum Cellular Automata (QCA) even parity generator have been proposed using Layered T AND and OR Gate. The proposed comparator layout needs 9.02% less effective area compared to the best reported design so far. Moreover, the other QCA design metrics such as Effective Area, O-Cost, Costa, Irreversible Power Dissipation, and Complexity are analyzed for the proposed Parity Generator circuit. The functionality of the proposed circuit is verified by computer aided design tool QCADesigner.
MoreTranslated text
Key words
Layered T Gate, Parity Generators, Cost(alpha), Quantum-dot Cellular Automata
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined