Comparative Analysis of Semiconductor Device Architectures for 5-nm Node and Beyond

IEEE Electron Device Letters(2017)

引用 37|浏览60
暂无评分
摘要
This letter, for the first time, investigates interactive logic cell schemes and transistor architecture scaling options for 5-nm technology node (N5) and beyond. The proposed novel transistors, such as Hexagonal NanoWire (NW) and NanoRing (NR) architectures, are introduced having higher current drivability and lower parasitic capacitance than conventional NW or NanoSlab devices. The standard cell...
更多
查看译文
关键词
Computer architecture,Microprocessors,Logic gates,Performance evaluation,FinFETs
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要