Digital PLL design challenges for cellular RFICs

2017 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)(2017)

Cited 0|Views72
No score
Abstract
Digital PLL design challenges for cellular RFICs are presented. 5 digital PLLs are integrated in 28nm CMOS to support 3-Rx carrier aggregation (CA)/2-TxCA of FD-LTE/TD-LTE, GSM/EDGE, WCDMA/HSPA, and TD-SCDMA. The 400 kHz fractional spur of GSM/EDGE Tx LO is < −68 dBc for all channels. The integrated phase noise (IPN) degradation due to DCO-to-DCO coupling is < 0.5 dB even if two fractional PLLs are locked at same frequency.
More
Translated text
Key words
Digiatl PLL,RFIC,Cellular,LTE,GMS,WCDMA
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined