谷歌Chrome浏览器插件
订阅小程序
在清言上使用

Effect of traps and defects on high temperature performance of Ge channel junctionless nanowire transistors

AIP ADVANCES(2017)

引用 2|浏览16
暂无评分
摘要
We investigate the effect of traps and defects on high temperature performance of p-type germanium-on-insulator (GOI) based junctionless nanowire transistors (JNTs) at temperatures ranging from 300 to 450 K. Temperature dependence of the main electrical parameters, such as drive current (I-on), leakage current (I-off), threshold voltage (V-t), transconductance (G(m)) and subthreshold slope (SS) are extracted and compared with the reported results of conventional inversion mode (IM) MOSFETs and Si based JNTs. The results show that the high interface trap density (D-it) and defects can degrade high temperature reliability of GOI based JNTs significantly, in terms of I-off, V-t variation, G(m-max) and SS values. The I-off is much more dependent on temperature than I-on and mainly affected by trap-assisted-tunneling (TAT) current. The V-t variation with temperature is larger than that for IM MOSFETs and SOI based JNTs, which can be mostly attributed to the high D-it. The high D-it can also induce high SS values. The maximum G(m) has a weak dependence on temperature and is significantly influenced by neutral defects scattering. Limiting the D-it and neutral defect densities is critical for the reliability of GOI based JNTs working at high temperatures. (C) 2017 Author(s).
更多
查看译文
关键词
nanowire
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要