SiP assembly and application using glass substrate with through vias

Ra-Min Tain,Dyi-Chung Hu,Kai-Ming Yang,Yu-Hua Chen,Chih-Lun Wang,Cheng-Hsiung Wang, Ching Chang, Yan-bin Chang, Zih-Yu Ciou,Han-Wen Hu, Meng-Fan Chang

2016 11th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)(2016)

引用 0|浏览3
暂无评分
摘要
This paper is to present an assembly structure of system-in-package (SiP) module using the glass substrate with through-glass via (TGV) where the diameter of TGV is 100μm and the glass substrate is 200μm thick. The glass-substrate is first laminated with a dielectric material on the surface and in through vias; then drill through holes in the dielectric material inside the vias, respectively. The copper is later plated on the wall in the dielectric through hole and on the surface of the dielectric material. This method is called via-in-via (ViV). Two BGA packaged SRAM chips are mounted on the top side of ViV glass substrate to form a ViV SiP module where the two SRAM chips are connected in series with path-delay extraction circuits. The ViV SiP module is mounted on a PCB test board for the measurement of path delay to study the functional performance of the ViV TGV substrate.
更多
查看译文
关键词
system-in-package module,glass substrate,through-glass via,dielectric material,via-in-via,BGA packaged SRAM chips,path-delay extraction circuits,ViV SiP module,PCB test board,ViV TGV substrate
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要