Vertical Devices for Future Nano-Electronic Applications
2016 IEEE Nanotechnology Materials and Devices Conference (NMDC)(2016)
摘要
In this work, we will review the advantages and challenges of vertical devices which are seen as possible candidates to continue CMOS scaling. Different integration schemes will be discussed, also addressing the use of novel channel materials like III-V that could benefit from a vertical architecture to relax both gate length and wire diameter. Next to that, layout efficiency and the benefits of vertical MOSFETs for SRAM will be highlighted.
更多查看译文
关键词
SRAM,vertical MOSFET,vertical architecture,III-V channel materials,integration schemes,CMOS scaling,nanoelectronic applications,vertical devices
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要