Si/InP Heterogeneous Integration Techniques from the Wafer-Scale (Hybrid Wafer Bonding) to the Discrete Transistor (Micro-Transfer Printing)

Andrew D. Carter,Miguel E. Urteaga,Zachary M. Griffith, Kang-Jin Lee, Jonathan Roderick,Petra Rowell,Joshua Bergman, Sankgi Hong,Robert Patti,Carl Petteway, Gill Fountain, Kanchan Ghosel,Christopher A. Bower

2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)(2018)

Cited 5|Views62
No score
Abstract
Compound semiconductor heterogeneous integration with silicon electronics offers new design opportunities for high performance microsystems. The indium phosphide (InP) material system is an attractive candidate for heterogeneous integration of both electronic and optoelectronic devices. For RF and mixed-signal integrated circuit (IC) applications, InP transistors offer the highest reported RF figures-of-merit, low transistor noise figure and high RF power density. We report on InP heterogeneous integration techniques performed at the wafer-scale using hybrid bonding and at the individual transistor level using micro-transfer printing. Both integration techniques maintain the native substrate transistor performance and have been used to demonstrate high performance millimeter-wave ICs (RF beamformers and power amplifiers).
More
Translated text
Key words
Indium phosphide,III-V semiconductor materials,Silicon,Substrates,Heterojunction bipolar transistors,Radio frequency,Printing
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined