Rapid Balise Telegram Decoder With Modified LFSR Architecture for Train Protection Systems.

IEEE Trans. on Circuits and Systems(2019)

引用 6|浏览15
暂无评分
摘要
We propose a novel balise telegram decoding scheme for RFID-based high-speed train protection systems. To reduce the amount of position errors by minimizing the decoding latency, the proposed scheme enables the decoder to have opportunities to find a valid telegram during single balise passage by reutilizing the values from previous failures. We also present a modified linear-feedback shift register (LFSR) and parallel connection of LFSR units to complete both error detection and synchronization of telegrams in one cycle. The experimental results show that the proposed scheme achieves approximately 2000 times faster error detection and synchronization than traditional architectures.
更多
查看译文
关键词
Decoding,Synchronization,Computer architecture,Microsoft Windows,Receivers,Circuits and systems,Parity check codes
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要