谷歌浏览器插件
订阅小程序
在清言上使用

Meta-implementation of vectorized logarithm function in binary floating-point arithmetic

2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)(2018)

引用 2|浏览1
暂无评分
摘要
Besides scalar instructions, modern micro-architectures also provide support for vector instructions. They enable to treat packed inputs (typically 4 or 8) in a single instruction. The challenge is now to write vector programs to support mathematical functions like sin, cos, exp, log, ... which efficiently exploit those vector instructions. This article focuses on the design of vectorized implementation of log(x) function, and more particularly on its automation for different formats and micro-architectures. First it rewrites a classic range reduction in a branchless fashion so as to use at best recent micro-architecture features, like rcp (reciprocal) instruction, and to treat all inputs in the same flow. Second it details rigorously how to achieve "faithfully rounded" implementations. Third it shows how to automate this implementation process using the MetaLibm framework, on SSE/AVX and AVX2 supporting micro-architectures. Finally we illustrate that this process enables to achieve high throughput implementations for the binary32 and binary64 formats in a fully automated way.
更多
查看译文
关键词
logarithm function,vector micro-architectures,faithful rounding,automated design
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要