Chrome Extension
WeChat Mini Program
Use on ChatGLM

A Novel 3d Dram Memory Cube Architecture For Space Applications

2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC)(2018)

Cited 9|Views21
No score
Abstract
The first mainstream products in 3D IC design are memory devices where multiple memory tiers are horizontally integrated to offer manifold improvements compared with their 2D counterparts. Unfortunately, none of these existing 3D memory cubes are ready for harsh space environments. This paper presents a new memory cube architecture for space, based on vertical integration of Commercial-Off-The-Shelf (COTS), 3D stacked, DRAM memory devices with a custom Radiation-Hardened-By-Design (RHBD) controller offering high memory capacity, robust reliability and low latency. Validation and evaluation of the ASIC controller will be conducted prior to tape-out on a custom FPGA-based emulator platform integrating the 3D-stack.
More
Translated text
Key words
memory devices,multiple memory tiers,manifold improvements,harsh space environments,high memory capacity,space applications,3D IC design,FPGA-based emulator platform,ASIC controller,commercial-off-the-shelf,radiation-hardened-by-design controller,3D DRAM memory cube architecture
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined