Characterization of Substation Process Bus Network Delays.

This paper presents the characterization of network delays in an IEC61850 process bus substation area network, both through theoretical analysis and simulations. Several design targets were defined considering the recommendations of standards and good design practices: number of network hops, total network delay, probability of the delay being exceeded, link load, network topology and availability...