94% Power-Recycle And Near-Zero Driving-Dead-Zone N-Type Low-Dropout Regulator With 20mv Undershoot At Short-Period Load Transient Of Flash Memory In Smart Phone

2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC)(2018)

Cited 26|Views44
No score
Abstract
In power-management integrated circuits (PMIC) for smart phones, cascaded buck and low-dropout (LDO) regulators with N-type power MOSFETs are commonly utilized for high conversion efficiency, power quality and high-density integration as shown in Fig. 27.8.1 [1]. Long paths on printed-circuit board (PCB) from the PMIC to the following applications result in obvious parasitic effects of large L PCB and R PCB , and multilayer ceramic capacitors (MLCC) placed near the application side are necessary. Complex and unpredictable PCB networks induce unexpected poles and zeros in the LDO loop so that an LDO with wide bandwidth (BW) and fast transient response is difficult to design. Furthermore, flash memory, such as universal flash storage (UFS) and embedded-multimedia cards (eMMC), has short-period heavy-to-light-to-heavy (H-L-H) load transients which makes LDO design more challenging. In the waveform shown in Fig. 27.8.1, the gate voltage of the power MOSFET (V GATE ) is pulled toward 0V when overshoot of V OUT is caused by a heavy-to-light load transient. Once the light-to-heavy load transient occurs at moment t 0 with V OUT overshoot, V OUT then suffers from large undershoot because the N-type power MOSFET has a driving dead zone. The driving dead zone is defined as the region of gate voltage V GATE lower than the V OUT level and the power MOSFET delivers no current. The power MOSFET and compensation capacitance forms a heavy capacitance load so that transient performance is degraded. In prior art, the amplifier (amp) and buffer stage consume large quiescent current (I Q ) for easier stability compensation and higher slew rate (SR). In addition, dummy load current (I dummyload ) at V OUT or a complex clamping function at V GATE are utilized for the short-period H-L-H load transient of flash memory. However, the efficiency and circuit complexity are sacrificed as a result.
More
Translated text
Key words
near-zero driving-dead-zone N-type low-dropout regulator,short-period load transient,flash memory,smart phone,power-management integrated circuits,PMIC,N-type power MOSFET,high conversion efficiency,power quality,high-density integration,printed-circuit board,multilayer ceramic capacitors,unpredictable PCB networks,LDO loop,fast transient response,LDO design,gate voltage,heavy-to-light load transient,light-to-heavy load transient,driving dead zone,heavy capacitance load,transient performance,dummy load current,short-period H-L-H,circuit complexity,parasitic effects,power-recycle,cascaded buck regulators,low-dropout regulators,LDO regulators,unexpected poles and zeros,voltage 20.0 mV,voltage 0.0 V
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined