A 16gb 18gb/s/pin GDDR6 DRAM with Per-Bit Trainable Single-Ended DFE and PLL-less Clocking
IEEE Journal of Solid-State Circuits（2018）
Key words
Decision feedback equalizer (DFE),GDDR6,graphic DRAM,high-speed memory,wireline transceiver
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined