An All-Digital Phase-Locked Loop With A Multi-Delay-Switching Tdc

Chung-Cheng Su,Cheng-Chung Lin,Chung-Chih Hung

2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT)（2017）

引用 0|浏览14

暂无评分

摘要

This paper presents a low-power time-to-digital converter (TDC) with multi-delay-switching mechanism for ADPLL application. In order to achieve low power dissipation and low area occupation, a switching mechanism is proposed on TDC design. The proposed ADPLL achieves the frequency range from 150 MHz to 1.45 GHz and 18.4 ps peak-to-peak jitter at 800 MHz. The design has been implemented in 0.18 um CMOS process with an active area of 0.1088 mm(2) and the whole system consumes 8.41 mW at 800 MHz.

查看译文

关键词

all-digital phase-locked loop,multidelay-switching TDC,low-power time-to-digital converter,multidelay-switching mechanism,ADPLL application,low power dissipation,CMOS process,peak-to-peak jitter,frequency 150 MHz to 1.45 GHz,time 18.4 ps,size 0.18 mum,power 8.41 mW

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要