A 40-Gbps 0.5-pJ/bit VCSEL driver in 28nm CMOS with complex zero equalizer

2017 IEEE Custom Integrated Circuits Conference (CICC)(2017)

引用 17|浏览8
暂无评分
摘要
This paper presents a tunable equalizer to compensate for the under-damped response of VCSELs. The equalizer transfer function has a pair of tunable complex zeros to cancel the complex conjugate poles in the VCSEL's electrical-optical transfer function enabling faster operation at lower VCSEL bias. A prototype was fabricated in 28nm CMOS technology. Utilizing the equalizer the prototype achieved 40Gbps operation with 0.5pJ/b power efficiency and 1.3dBm OMA.
更多
查看译文
关键词
VCSEL driver,complex zero equalizer,tunable equalizer,under-damped response,equalizer transfer function,tunable complex zeros,complex conjugate poles,electrical-optical transfer function,CMOS technology,bit rate 40 Gbit/s,size 28 nm
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要