A 14-bit 8.9GS/s RF DAC in 40nm CMOS achieving >71dBc LTE ACPR at 2.9GHz.

Symposium on VLSI Circuits-Digest of Papers(2016)

引用 28|浏览177
暂无评分
摘要
We show for the first time an 8.9 GS/s RF current-steering DAC, with an on-chip 1:1 Balun, and an 8-lane 12.5 Gbps JESD204B compliant SerDes, with a measured LTE ACPR > 71 dBc in the adjacent 20 MHz band for a 2.9 GHz channel. The DAC has IM3 < -65 dBc for output frequencies up to Nyquist. This performance is accomplished using a novel DAC switch driver and data/dummy-data scheme to minimize the pattern dependent sourcing/sinking of current on the DAC driver supply and ground. The DAC is fabricated in a 40nm dual-oxide CMOS process and dissipates 1.2W, with the contribution of the synthesized digital block and SerDes excluded.
更多
查看译文
关键词
Long Term Evolution,adjacent channel power ratio,LTE ACPR,digital-analogue conversion,RF current-steering DAC,on-chip balun,JESD204B compliant SerDes,DAC switch driver,data-dummy-data scheme,DAC driver supply,dual-oxide CMOS process,synthesized digital block,size 40 nm,frequency 20 MHz,frequency 2.9 GHz,power 1.2 W
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要