Embedded Memory And Arm Cortex-M0 Core Using 60-Nm C-Axis Aligned Crystalline Indium-Gallium-Zinc Oxide Fet Integrated With 65-Nm Si Cmos

IEEE Journal of Solid-state Circuits(2017)

引用 30|浏览56
暂无评分
摘要
Low-power embedded memory and an ARM Cortex-M0 core that operate at 30 MHz were fabricated in combination with a 60-nm c-axis aligned crystalline indium-gallium-zinc oxide FET and a 65-nm Si CMOS. The embedded memory adopted a structure wherein oxide semiconductor-based 1T1C cells are stacked on Si sense amplifiers. This memory achieved a standby power of 3 nW while retaining data and an active power of 11.7 mu W/MHz by making each bitline as short as each sense amplifier. The Cortex-M0 core adopted a flip-flop (FF) in which an oxide semiconductor-based 3T1C cell is stacked on the Si scan FF cell without area overhead, and achieved a standby power of 6 nW while retaining data. This combination of embedded memory and Cortex-M0 core can provide high-performance as well as low-power operation, which is essential for Internet of Things devices.
更多
查看译文
关键词
C-axis-aligned crystalline indium-gallium-zinc oxide (CAAC-IGZO),dynamic oxide semiconductor random access memory (DOSRAM),OFF-state current,oxide semiconductor flip-flop (OS-FF),power gating
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要