A 2.2-ps Two-Dimensional Gated-Vernier Time-to-Digital Converter With Digital Calibration.

IEEE Transactions on Circuits and Systems II: Express Briefs(2016)

引用 62|浏览2
暂无评分
摘要
This brief presents a two-dimensional (2-D) Vernier time-to-digital converter (TDC) which uses two 3-stage gated ring oscillators (GROs) in the X/Y Vernier branches. The already small Vernier quantization noise (~10.6 ps) is improved by the first-order noise shaping of the GRO. Moreover, since all the delay differences between the X and Y phases can be used (rather than only the diagonal line of t...
更多
查看译文
关键词
Delays,Logic gates,Calibration,Quantization (signal),Detectors,Inverters,Tuning
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要