A probabilistic model for stuck-on faults in combinational logic gates

Reliability in advanced CMOS devices is a critical issue that can supersede the benefits of technology shrinking process. The Probabilistic Transfer Matrix (PTM) is the basis of more common reliability evaluation models. This work presents a probabilistic model for stuck-on faults in combinational logic gates, considering the individual fault probability of each logic function input vector. It shows that considering the same fault probability for all input vectors underestimates the input influence on the gate reliability. These probabilities can be used as inputs in PTM models to provide results that are more accurate and increase the circuit reliability.