A reconfigurable sense amplifier with 3X offset reduction in 28nm FDSOI CMOS

Mahmood Khayatzadeh,Fabio Frustaci,David Blaauw,Dennis Sylvester,Massimo Alioto

Symposium on VLSI Circuits-Digest of Papers（2015）

引用 13|浏览24

暂无评分

摘要

This work proposes an area-efficient approach to fully exploit redundancy in reconfigurable sense amplifiers (SAs). The proposed SA can combine/invert offsets of sub-unit SAs, reducing offset by up to 3.1x at iso-area in 28nm FDSOI.

查看译文

关键词

redundancy,reconfigurable sense amplifiers,sub-unit SA,offset reduction,FDSOI CMOS,size 28 nm

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要