Cross-layer dynamic prefetching allocation strategies for high-performance multicores

VLSI-DAT(2013)

引用 1|浏览7
暂无评分
摘要
For the last decade, there have been varying techniques for hardware prefetchers to improve the system performance. However, due to limited space and bandwidth in a multicore system, the prefetching data fetched by prefetcher may pollute L1 cache even though the data is useful, thus resulting into significant performance degradation. Most contemporary multicore systems simply disable prefetching to avoid unexpected contention. This paper proposes a cross-layer and dynamic Prefetch Allocation Management (PAM) to provide better caching strategies in a parallel environment. Our approach has two main mechanisms, targeting at the different prefetch degree and location choices to minimize the cache pollution and contention. Across a variety of SPLASH2 and PARSEC benchmark, our PAM approach can contribute up to 12% of performance improvement on a 4-core multicore system compared to the static prefetcher configuration and also saves 9.1% of the memory bandwidth consumption of memory system.
更多
查看译文
关键词
cache storage,microprocessor chips,4-core multicore system,L1 cache pollution,PARSEC benchmark,SPLASH2 benchmark,cache contention,contemporary multicore systems,cross-layer dynamic prefetching allocation strategies,dynamic PAM,dynamic prefetch allocation management,hardware prefetchers,high-performance multicores,memory bandwidth consumption,parallel environment,
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要