Custom 6-R, 2-Or 4-W Multi-Port Register Files In An Asic Soc With A Dvfs Window Of 0.5 V, 130 Mhz To 0.96 V, 3.2 Ghz In A 28-Nm Hkmg Cmos Technology

2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC)(2015)

引用 4|浏览25
暂无评分
摘要
We describe custom 6R, 2/4W general-purpose register files (GRF) in an ASIC-based SOC implemented in a N28 CMOS technology, which has roughly a 2 similar to 3 X smaller area, 2 X faster speed, and 5 X lower power than a logic synthesized version. Synthesized and custom GRFs also have a different read behavior from static and dynamic circuitry used, respectively. This is addressed by modifying a bypass control block. Hardware showed a DVFS window of 0.5 V @ccuit, 130 MHz to 0.96 V, 3.2 GHz.
更多
查看译文
关键词
Register files,multi-port,DVFS,ASIC,SOC
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要