140 Gb/s Serializer Using Clock Doublers in 90 nm SiGe Technology
IEEE Journal of Solid-State Circuits(2015)
Abstract
Many design challenges exist in achieving high frequency clocking for high-speed applications. This paper describes a new clock distribution technique and clocking approach with the use of clock doublers in close proximity to sub-circuits to achieve higher data rates, and in many cases, reduce design complexity and power in serializers. A half-rate 4:1 serializer using this unique frequency doubli...
MoreTranslated text
Key words
Clocks,Transistors,Silicon germanium,Resistors,Multiplexing,Layout,Synchronization
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined