Minimized Program Disturb for Vertically Stacked Junctionless Charge-Trapping Flash Memory Devices by Adopting In-Situ Doped Poly-Silicon Channel
Microelectronic Engineering（2015）
关键词
In-situ doped,Program disturb,Junctionless,Charge-trapping (CT) flash,3D integration
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要