Modeling and analysis of vertical noise coupling between clock tree and channel routing wire in 3D mixed signal integration

2015 IEEE International Interconnect Technology Conference and 2015 IEEE Materials for Advanced Metallization Conference (IITC/MAM)(2015)

Cited 1|Views7
No score
Abstract
This paper reports on the vertical noise coupling between a clock wire in digital IC and channel routing wires in analog IC in 3D mixed signal integration. Full wave electromagnetic simulations are employed to evaluate the vertical noise coupling. The coupling mechanism is discussed with transfer impedance. Insights to vertical noise coupling between interconnects in 3D integration are offered and possible solutions are provided to reduce the noise.
More
Translated text
Key words
three-dimensional integrated circuits (3D-IC),vertical coupling noise,clock tree,channel routing wire,signal integrity
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined