Development Of Cost-Effective Wafer Level Process For 3d-Integration With Bump-Less Tsv Interconnects

The multi-stack processes for wafer-on-wafer (WOW) have been developed. The key features are bumpless interconnects adapted to TSVs and extendibility for chip-on-wafer (COW) taking high throughput into account. In order to realize the multi-stacked wafers with ultra thinned wafer of less than 10 mu m with an adhesive polymer, several processes have been optimized. The thickness of the wafer after back-grinding was controlled within the total thickness variation (TTV) of 1.2 mu m on wafer-level of 8inch. As the dielectric film for the side wall of though silicon vias (TSV), SiN film with low deposition temperature of 150 degrees C has been developed and applied for TSV process without degradation for electrical characteristics. The uniformity of Cu electro-plating has been improved that the overburdened Cu from the surface was decreased from 13.3 mu m to 0.7 mu m by optimizing plating solution. The CMP process following Cu electro-plating has been customized for the high rate of 5 mu m/min. Finally, the stacked wafer has been evaluated for thermal cycle test (TCT) of 100 cycles with -65 to 150 degrees C. The result showed that there was no degradation for reliability and packaging process.