Fabrication Of 0.06 Mu M Poly-Si Gate Using Duv Lithography With A Designed Sixoynz Film As An Arc And Hardmask
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS(1997)
Abstract
We report fabrication of sub-0.1 mu m poly-Si gates using conventional DUV lithography with an optimized SixOyNz film. This film has dual functions: reducing substrate reflectivity to <1%, and serving as a hardmask for the poly-Si etch. With an aggressive etch bias process, linewidths down to 0.06 mu m are achieved with good linewidth control (3 sigma<12nm) and a near perfect linearity. Excellent optical uniformity of the n and k of the ARC is obtained with a manufacturable PECVD deposition process.
MoreTranslated text
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined