Error Detection and Correction - A novel technique implementing Dual Rail Logic and Rollback recovery Architecture
NAECON 2008 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE(2008)
摘要
This paper investigates a computer architecture that provides fault detection in the execution elements, redundancy and error coding in memory storage elements, and incorporates software that allows rollback to a recovery boundary in the executing program when errors do occur. The architecture is intended for use in an environment where any errors encountered would be in the processors current computational instructions. The use of dual-rail logic is proposed for the purpose of providing single-bit error detection in computational units. This approach will be step towards creating a reliable computation environment in space based applications where the environment is quite hostile to computing systems.
更多查看译文
关键词
memory management,fault detection,circuits,logic,logic circuits,redundancy,probability density function,data mining,error correction,error detection,adders,error detection and correction,computer architecture
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要