Balanced Ternary Addition Using A Gated Silicon Nanowire
APPLIED PHYSICS LETTERS(2011)
Abstract
Ternary logic has the lowest cost of complexity, here, we demonstrate a CMOS hardware implementation of a ternary adder using a silicon metal-on-insulator single electron transistor. Gate dependent rectifying behavior of a single electron transistor (SET) results in a robust three-valued output as a function of the potential of the single electron transistor island. Mapping logical, ternary inputs to the three gates controlling the potential of the single electron transistor island allows us to perform complex, inherently ternary operations, on a single transistor. (C) 2011 American Institute of Physics.[doi: 10.1063/1.3669536]
MoreTranslated text
Key words
adders, CMOS logic circuits, elemental semiconductors, logic gates, rectification, silicon, single electron transistors, ternary logic
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined