Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed I-V and NW scaling

L Knoll,Q T Zhao,A Nichau,S Richter,G V Luong,S Trellenkamp,A Schafer,Luca Selmi,K K Bourdelle,S Mantl

Electron Devices Meeting（2013）

引用 67|浏览23

暂无评分

摘要

We present gate all around strained Si (sSi) nanowire array TFETs with high ION (64μA/μm at VDD=1.0V). Pulsed I-V measurements provide small SS and record I60 of 1×10-2μA/μm at 300K due to the suppression of trap assisted tunneling (TAT). Scaling the nanowires to 10 nm diameter greatly suppresses the impact of TAT and improves SS and ION. Transient analysis of complementary TFET inverters demonstrates experimentally for the first time that device scaling and improved electrostatics yields to faster time response.

查看译文

关键词

field effect logic circuits,logic gates,nanowires,silicon,thin film transistors,transient analysis,tunnelling,si,tat reduction,tfet,gate all around strained nanowire array,inverter transient response,size 10 nm,steep slope strained nanowire,trap assisted tunneling

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要