EDA software for verification of metal interconnects in ESD protection networks at chip, block, and cell level
Electrical Overstress/Electrostatic Discharge Symposium(2013)
Abstract
A new EDA tool suite is presented for layout verification of ESD protection networks. It uses novel methodologies to accurately analyze interconnect resistance and current density, enabling quick identification of ESD weak areas at chip, block and detailed cell levels. The suite also includes a precision capacitance extraction tool.
MoreTranslated text
Key words
current density,electronic design automation,integrated circuit interconnections,eda software,eda tool suite,esd protection networks,esd weak areas,block level,cell level,chip level,interconnect resistance,layout verification,metal interconnects,precision capacitance extraction tool
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined