FPGA implementation of the V-disparity based obstacles detection approach
Control & Automation(2013)
Abstract
In this paper we present an implementation of the whole V-disparity obstacles detection approach on an FPGA component. This approach is based on the use of stereoscopic images for the construction of an image called the V-disparity image from which obstacles can be easily extracted using a particular Hough transform. FPGA represents a good alternative for the use of the approach on an embedded system. The implementation of the approach on an FPGA component requires parallelizing all its steps which are the stereoscopic matching, the V-disparity image construction and obstacles extraction using a unidirectional Hough transform. These steps have been described with VHDL language using the ISE 9.2 software. Finally, the entire approach has been implemented on a Virtex-II type XC2V1000 FG456-4 placed on an RC200 board.
MoreTranslated text
Key words
hough transforms,feature extraction,field programmable gate arrays,hardware description languages,image matching,object detection,stereo image processing,fpga component,fpga implementation,ise 9.2 software,rc200 board,v-disparity based obstacles detection approach,v-disparity image construction,vhdl language,virtex-ii type xc2v1000 fg456-4,obstacles extraction,stereoscopic images,stereoscopic matching,unidirectional hough transform,census stereoscopic matching,fpga,hough transform,obstacles detection,v-disparity,real time systems,computer architecture
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined