A comparative 3D simulation approach with extensive experimental Vt/Avt data and analysis of LER/RDF/reliability of CMOS SRAMs at 40-nm node and beyond

Takako Okada,Hisao Yoshimura,Hisashi Aikawa,Mitsuhiro Sengoku,Osamu Fujii,H Oyamatsu

Simulation of Semiconductor Processes and Devices（2010）

引用 1|浏览2

暂无评分

摘要

With the advent of CMOS SRAMs manufactured at 40-nm node and beyond, variability of threshold voltage (Vt) and technology-dependent factor in Pelgrom plot (Avt) has become a serious issue in the practical design and fabrication phases. This paper presents (i) a comparative 3D simulation approach using extensive measured data to clarify the magnitudes of LER and RDF effects in generic processes, (ii) estimation of magnitudes of LER, RDF and FER (metallurgical junction front edge roughness) effects, (iii) simulation of LER, RDF and FER in a FinFET device to evaluate practical feasibility and (iv) analysis of size-dependent NBTI-induced Vt fluctuation as a possible application of this method.

查看译文

关键词

cmos memory circuits,mosfet,sram chips,circuit reliability,circuit simulation,3d simulation,cmos sram,finfet device,ler/rdf/reliability,pelgrom plot,impurities,semiconductor device modeling,threshold voltage,logic gates,solid modeling,data models,fluctuations,resource description framework

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要