A Bang-Bang Clock and Data Recovery Using Mixed Mode Adaptive Loop Gain Strategy
IEEE JOURNAL OF SOLID-STATE CIRCUITS（2013）
关键词
Clock and data recovery (CDR),adaptive loop gain,jitter,bit-error-rate (BER),jitter tolerance (JTOL),bang-bang phase detector (BBPD),current-mode logic (CML),charge pump (CP)
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要